Description
LTspice siulation of a NAND static logic gate with 3 parallel PMOS and 3 series NMOS. Analysis of voltage transfer curve.
- Free
- Intermediate
- <10
- LTspice
- IV
- No
-
3 inputs NAND gate with CMOS
0 Credits
0 Credits
LTspice siulation of a NAND static logic gate with 3 parallel PMOS and 3 series NMOS. Analysis of voltage transfer curve.
Sandeep601 –
the file is not present showing error