Delay-Locked Loop (DLL) SPICE simulation

(1 customer review)

0 Credits

Login for download


Problems with PLL output jitter resulting from the VCO output frequency changing with a constant input voltage (VjnVC0 = constant) has led to the concept of a delay-locked loop (DLL). Assuming that a reference clock is available at exactly the correct frequency, the input data is delayed through a voltage-controlled delay line (VCDL) a time t0 until it is synchronized with the reference clock. Jitter is reduced by using an element, the VCDL, that does not generate a signal (like the VCO does). The transfer function Fclock/Fout is zero (the phase of the reference clock is taken as the reference for the other signals in the DLL, i.e., Fclock = 0), so that oscillator noise and the resulting jitter are not factors in DLL design.

  • Free
  • Intermediate
  • 11-20
  • LTspice
  • IV
  • No
  • above the generated reference currents, below node voltage regulated to Vref

1 review for Delay-Locked Loop (DLL) SPICE simulation


    Sir I am actually developing a DLL circuit as my course project and sir your project was a TREMENDOUS HELP!!! I cannot force it enough to tell you that. I just have one more favor to ask, can you please guide on the analysis part of this. Do have any documentation or citation for this marvel of a circuit? It’d be a very great help sir.

Only logged in customers who have purchased this product may leave a review.