Description
The Digital Phase Locked Loops with XOR Phase Detector shows a clock misalignment, the clock is not aligned to the middle of the data. To eliminate this misalignment called “static phase error” an active proportional integral loop filter is used. This is shown in this SPICE simulation.
abhinav –
hello sir, how do I use the downloaded files into a complete PLL in ltspice?