Parallel In Serial Out Shift register

0 Credits

Login for download


the circuit is implemented with D flip-flops and nand gates. D0, D1, D2 and D3 are the parallel inputs, where D0 is the most significant bit and D3 is the least significant bit. when the shift/write line is low, the data is written, when the line is high, the data is shifted. The register performs right shift operation on the application of a clock pulse.

  • Free
  • Simple
  • 11-20
  • PSpice
  • 16.5+
  • No
  • clock, parallel inputs, output and write-shift line


There are no reviews yet.

Only logged in customers who have purchased this product may leave a review.