SPICE simulation of a modified VCDL. This version of Voltage-Controlled Delay Line regenerates full logic levels without introducing distortion into the signals. In this VCDL has been changed the last stage to two diff-amps with swapped input signals. The resulting signals have a width greater than the unmodified version. To get full logic levels, signals pass through inverters.