Description
LTspice siulation of a NAND static logic gate with 3 parallel PMOS and 3 series NMOS. Analysis of voltage transfer curve.
0 Credits
LTspice siulation of a NAND static logic gate with 3 parallel PMOS and 3 series NMOS. Analysis of voltage transfer curve.
Only logged in customers who have purchased this product may leave a review.
Sandeep601 –
the file is not present showing error