Description
SPICE simulation of the Digital Delay Loop (DDL) that uses the modified version of Voltage-Controlled Delay Line (VCDL). The VCDL gain must be as linear as possible, otherwise the DLL can exhibit second-order locking effects. To reduce the jitter and to linearize the loop’s response, a large capacitor (5pF) is used for the loop filter.
Reviews
There are no reviews yet.