0 Credits
SPICE simulation of a SR latch Asynchronous with NAND gates.
jmat977 – February 24, 2020
It should be noted that inputs are active low. Outputs are flipped (-Q should be Q and vice versa)
Only logged in customers who have purchased this product may leave a review.
jmat977 –
It should be noted that inputs are active low. Outputs are flipped (-Q should be Q and vice versa)