Half Bridge Simulation with State Machine Model

Description

This SPICE simulation is performed with a state machine model, used to replace complex sets of circuitry. The block is described by an ASCII txt state file, where the first column defines the state, the second column defines the output for the state, the third column defines the expected input and the fourth column defines the state to transition to if the input is present during the positive edge of the clock signal. The state file of this circuit defines 128 states.

• Project Type: Free
• Complexity: Intermediate
• Components number: 11-20
• SPICE software: ICAP/4
• Software version: 8.1.6+
• Full software version nedeed : Yes
• Screenshots simulation images: